The solution of semi-stable state
1. Lower the system clock
2. Use faster FF
3. Introduce synchronization mechanism to prevent metastable propagation
4. Improve clock quality and use clock signals with fast edge changes
The key is that the device uses a better process and the margin of the clock cycle is larger.